Empleos

Lead Design Engineer

Posted 21 days ago
Cadence
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

  • Proficient in Verilog coding and RTL design, data path designs,
  • Knowledge of RTL checks ex- LINT, SDC, CDC
  • Familiar with synthesis flow and timing constraints
  • Experience in writing Verilog testbench and running simulations.
  • Familiar with any of the interface Protocols like UCIe, PCIe, USB, MIPI(DPHY), HDMI/Display

We’re doing work that matters. Help us solve what others can’t.
Login to Apply Now

About Empleos

Empleos is a job board platform connecting job seekers with employers across India, featuring thousands of job listings across diverse industries and locations. The platform is completely free for both job seekers and employers — no hidden fees, no subscription costs, and no charges for posting jobs or applying to positions.

Other Countries: United States, Colombia

© 2026 Empleos. All rights reserved.